简历初筛详情

简历初筛 #456

记录详情

返回列表
请求 ID
1-6a6a1e60-15c718-1853485bf8db
状态
success
创建时间
2026-07-29 23:43:54
提取时间
2026-07-29 15:41:19
ID id
456
请求 ID request_id
1-6a6a1e60-15c718-1853485bf8db
提取时间 extracted_at
2026-07-29 15:41:19
source_bucket source_bucket
langbowei-static
源对象 source_object
parsed/resumes/1-6a6a1e60-15c718-1853485bf8db__widget_1704704635359_merged.png.parsed.json
对象大小 object_size
14553
event_name event_name
ObjectCreated:PutObject
event_time event_time
2026-07-29T15:41:16.000Z
etag etag
411EEAD26FFF66472B3B5776405738CC
model model
qwen3.7-plus
文本长度 text_length
7832
jd_text jd_text
招聘岗位:FPGA工程师-深圳 招聘类型:社招 工作地点:深圳-源政创业大厦 工作年限:3-5年 适用工作安排:大小周(早9晚9) 岗位类型:全职 期望薪资范围:22-30K 招聘人数:2 招聘紧急程度:普通 期望到岗日期:2026-07-31 岗位JD: 关于朗伯威LAMBERV 高端视觉传感器供应商 | 国家级高新技术企业 | 清华团队 | 高速成长期企业 朗伯威中国官网:www.lamberv.com 任职要求: 1、统招本科以上学历,3年以上图像处理/信号处理算法FPGA开发经验; 2、熟练的掌握掌握Verilog语言; 3、有高速信号调试经验,熟悉MIPI,PCIE,USB等接口;熟悉LVDS; 4、具有大规模电路逻辑设计经验和调试经验,能够解决复杂的时序问题; 5、具备数量阅读英文文档的能力; 6、能接受研发攻关期加班和一定的工作压力。 岗位职责: 1、负责超高分辨率智能工业相机、计算成像传感产品的图像、视觉算法的硬件逻辑实现方案论证; 2、负责FPGA逻辑的设计、开发、调试以及维护等工作; 3、配合软件、硬件工程师进行产品设计开发过程中的软硬件联调和验证; 4、负责FPGA相关文档的撰写和整理。 公司福利 1、办公室咖啡、小零食每日无限量供应; 2、核心团队来自清华大学,公司业务高速健康增长,产品研发采用前沿技术路线,提供有竞争力的职业晋升机会。 3、团队扁平化管理,成员年轻化,只要敢拼敢干,空间不设限; 筛选标准: 图像。LVDS
extracted_json extracted_json
JSON
{
    "jd_analysis": {
        "must_requirements": [
            "统招本科以上学历",
            "3年以上图像处理\/信号处理算法FPGA开发经验",
            "熟练掌握Verilog语言",
            "有高速信号调试经验,熟悉MIPI、PCIE、USB、LVDS等接口",
            "具有大规模电路逻辑设计经验和调试经验,能够解决复杂的时序问题",
            "具备熟练阅读英文文档的能力",
            "能接受研发攻关期加班和一定的工作压力"
        ],
        "preferred_requirements": [
            {
                "requirement": "图像处理经验",
                "importance": "high"
            },
            {
                "requirement": "LVDS接口经验",
                "importance": "high"
            }
        ],
        "job_environment": {
            "city": "深圳",
            "work_mode": "大小周(早9晚9)",
            "pace": "研发攻关期,节奏较快",
            "company_stage": "高速成长期",
            "arrival_requirement": "尽快"
        },
        "salary_range": {
            "min_k": 22,
            "max_k": 30,
            "median_k": 26,
            "source": "explicit"
        }
    },
    "hard_requirements_check": [
        {
            "requirement": "统招本科以上学历",
            "status": "met",
            "evidence": "东莞理工学院,计算机科学与技术嵌入式方向,本科。"
        },
        {
            "requirement": "3年以上图像处理\/信号处理算法FPGA开发经验",
            "status": "met",
            "evidence": "2018年至今有约6年FPGA开发经验,包含边缘检测系统、高速AD采集系统等图像与信号处理项目。"
        },
        {
            "requirement": "熟练掌握Verilog语言",
            "status": "met",
            "evidence": "简历明确说明熟练Verilog语言,且有大量基于Verilog的SOC和逻辑设计项目。"
        },
        {
            "requirement": "有高速信号调试经验,熟悉MIPI、PCIE、USB、LVDS等接口",
            "status": "unknown",
            "evidence": "具备PCIE、DDR3、HDMI、JESD204B等高速接口经验,但未明确提及MIPI、USB和LVDS经验。"
        },
        {
            "requirement": "具有大规模电路逻辑设计经验和调试经验,解决复杂时序问题",
            "status": "met",
            "evidence": "负责过凯撒可视化坐席SOC设计,解决DDR带宽优化、RGMII时序约束及复杂逻辑流水化等时序问题。"
        },
        {
            "requirement": "具备熟练阅读英文文档的能力",
            "status": "unknown",
            "evidence": "简历未直接说明英文文档阅读能力。"
        },
        {
            "requirement": "能接受研发攻关期加班和一定的工作压力",
            "status": "unknown",
            "evidence": "简历未明确表态是否接受大小周及高强度加班。"
        }
    ],
    "dimensions": [
        {
            "name": "tech_power",
            "raw_score": 90,
            "confidence_level": "high",
            "confidence_coefficient": 1,
            "adjusted_score": 90,
            "base_weight": 0.5,
            "adjusted_weight": 0.526,
            "score_breakdown": [
                {
                    "item": "中性基准",
                    "score_change": 50,
                    "evidence": "所有维度从50分开始"
                },
                {
                    "item": "核心要求:图像\/信号处理FPGA",
                    "score_change": 15,
                    "evidence": "具备Sobel边缘检测、图像旋转缩放、高速AD采集等充分项目证据。"
                },
                {
                    "item": "核心要求:高速接口",
                    "score_change": 5,
                    "evidence": "具备PCIE、DDR3等经验,但缺失MIPI\/LVDS\/USB直接证据,部分满足。"
                },
                {
                    "item": "核心要求:时序与逻辑设计",
                    "score_change": 10,
                    "evidence": "明确具备时序约束、分析及优化经验,有复杂SOC设计背景。"
                },
                {
                    "item": "加分项:图像经验",
                    "score_change": 5,
                    "evidence": "命中筛选标准中的图像经验(high重要性)。"
                },
                {
                    "item": "项目与成果证据",
                    "score_change": 5,
                    "evidence": "多个高度相关的复杂项目,有明确的带宽优化和跨平台迁移成果。"
                }
            ],
            "reason": "候选人在图像处理和信号处理FPGA开发方面经验丰富,核心技术要求高度满足,时序和逻辑设计能力有扎实项目支撑。虽缺失部分高速接口(MIPI\/LVDS)证据,但整体技术实力强劲。"
        },
        {
            "name": "stability",
            "raw_score": 30,
            "confidence_level": "high",
            "confidence_coefficient": 1,
            "adjusted_score": 30,
            "base_weight": 0.2,
            "adjusted_weight": 0.211,
            "score_breakdown": [
                {
                    "item": "中性基准",
                    "score_change": 50,
                    "evidence": "所有维度从50分开始"
                },
                {
                    "item": "最近一段任职时长",
                    "score_change": -10,
                    "evidence": "最近一段工作(英思集成)任职仅7个月(<=12个月),历史均值约2.5年(>2年),触发扣分规则。"
                },
                {
                    "item": "当前空档期",
                    "score_change": -10,
                    "evidence": "2024年5月离职至评估日(2026年7月),空档期超过24个月。"
                }
            ],
            "reason": "候选人最近一段正式工作任职仅7个月,且当前空档期超过24个月,存在明显的稳定性风险。"
        },
        {
            "name": "salary_match",
            "raw_score": 50,
            "confidence_level": "low",
            "confidence_coefficient": 0,
            "adjusted_score": null,
            "base_weight": 0.05,
            "adjusted_weight": null,
            "score_breakdown": [
                {
                    "item": "中性基准",
                    "score_change": 50,
                    "evidence": "所有维度从50分开始"
                }
            ],
            "reason": "候选人期望薪资为“细聊”,未提供明确期望数字,无法准确评估与22-30K预算的匹配度,信息缺失。"
        },
        {
            "name": "pace_match",
            "raw_score": 60,
            "confidence_level": "medium",
            "confidence_coefficient": 0.8,
            "adjusted_score": 58,
            "base_weight": 0.2,
            "adjusted_weight": 0.211,
            "score_breakdown": [
                {
                    "item": "中性基准",
                    "score_change": 50,
                    "evidence": "所有维度从50分开始"
                },
                {
                    "item": "地点匹配",
                    "score_change": 10,
                    "evidence": "候选人现居广东,明确可接受深圳工作。"
                }
            ],
            "reason": "地点和到岗时间匹配,但未明确说明是否接受大小周及研发攻关期的高强度加班节奏。"
        },
        {
            "name": "communication",
            "raw_score": 95,
            "confidence_level": "high",
            "confidence_coefficient": 1,
            "adjusted_score": 95,
            "base_weight": 0.05,
            "adjusted_weight": 0.053,
            "score_breakdown": [
                {
                    "item": "中性基准",
                    "score_change": 50,
                    "evidence": "所有维度从50分开始"
                },
                {
                    "item": "模块与结构",
                    "score_change": 10,
                    "evidence": "简历模块清晰,阅读顺序合理。"
                },
                {
                    "item": "字段完整性",
                    "score_change": 10,
                    "evidence": "任职时间、职位、公司和项目字段完整。"
                },
                {
                    "item": "表达与结果",
                    "score_change": 15,
                    "evidence": "项目描述清晰说明了背景、个人动作和具体结果(如DDR带宽优化、时序约束解决)。"
                },
                {
                    "item": "一致性",
                    "score_change": 10,
                    "evidence": "技能、经历、项目和时间线高度一致,无矛盾。"
                }
            ],
            "reason": "简历文本质量极高,结构清晰,项目描述详实且注重结果导向,展现了优秀的书面沟通与总结能力。"
        }
    ],
    "information_coverage": 0.95,
    "overall_confidence": 0.91,
    "match_score": 70.9,
    "bonus_items": [
        {
            "dimension": "tech_power",
            "score": 90,
            "confidence": "high",
            "impact": 5,
            "evidence": "技术匹配原始分90,具备丰富的图像\/信号处理FPGA及复杂SOC设计经验。"
        },
        {
            "dimension": "communication",
            "score": 95,
            "confidence": "high",
            "impact": 0.8,
            "evidence": "简历呈现原始分95,项目描述详实,逻辑清晰。"
        }
    ],
    "risks": {
        "hard_constraint_risks": [],
        "confirmed_high_risks": [
            {
                "dimension": "stability",
                "score": 30,
                "confidence": "high",
                "impact": 4,
                "evidence": "最近一段任职仅7个月,且当前空档期超过24个月,存在较高稳定性风险。"
            }
        ],
        "potential_risks": [
            {
                "dimension": "pace_match",
                "score": 60,
                "confidence": "medium",
                "impact": 0,
                "evidence": "未明确说明是否接受大小周及研发攻关期的高强度加班安排。"
            }
        ]
    },
    "missing_information": [
        "候选人明确期望薪资",
        "是否接受大小周及高强度加班",
        "熟练阅读英文文档的能力证明",
        "MIPI、USB、LVDS等特定高速接口经验"
    ],
    "recommendation": "pending",
    "recommendation_reason": "候选人技术匹配度极高,简历呈现质量优秀,但存在1个稳定性高风险(最近任职仅7个月且空档超24个月),且未明确表态是否接受大小周加班。建议推进面试以核实离职原因、空档期情况及工作节奏接受度。"
}
composite_score composite_score
0
recommended_action recommended_action
output_key output_key
structured/parsed/resumes/1-6a6a1e60-15c718-1853485bf8db__widget_1704704635359_merged.png.parsed.json.screening.json
状态 status
success
error_message error_message
无数据
raw_event raw_event
JSON
{
    "events": [
        {
            "eventName": "ObjectCreated:PutObject",
            "eventSource": "acs:oss",
            "eventTime": "2026-07-29T15:41:16.000Z",
            "eventVersion": "1.0",
            "oss": {
                "bucket": {
                    "arn": "acs:oss:cn-hangzhou:1748673497100614:langbowei-static",
                    "name": "langbowei-static",
                    "ownerIdentity": "1748673497100614",
                    "virtualBucket": ""
                },
                "object": {
                    "deltaSize": 14553,
                    "eTag": "411EEAD26FFF66472B3B5776405738CC",
                    "key": "parsed\/resumes\/1-6a6a1e60-15c718-1853485bf8db__widget_1704704635359_merged.png.parsed.json",
                    "objectMeta": {
                        "mimeType": "application\/json"
                    },
                    "size": 14553
                },
                "ossSchemaVersion": "1.0",
                "ruleId": "ca5b3a7a3f9032c56d393bfb816e6376962c91d8"
            },
            "region": "cn-hangzhou",
            "requestParameters": {
                "sourceIPAddress": "172.16.0.141"
            },
            "responseElements": {
                "requestId": "6A6A1F1CFD51953335CBA7D6"
            },
            "userIdentity": {
                "principalId": "300891235492433224"
            }
        }
    ]
}
创建时间 created_at
2026-07-29 23:43:54