简历解析
#1007
记录详情
1-6aadfa7c-15de45-1a30f3a9a850
success
2026-09-19 11:01:08
ID
id
1007
请求 ID
request_id
1-6aadfa7c-15de45-1a30f3a9a850
解析时间
parsed_at
2026-09-19 02:59:18
source_bucket
source_bucket
langbowei-static
源对象
source_object
resumes/1-6aadfa7c-15de45-1a30f3a9a850__widget_1704704635359_0.pdf
对象大小
object_size
185134
文件类型
file_type
pdf
姓名
name
刘宸麟
手机号
phone
157-6836-2568
event_name
event_name
ObjectCreated:PutObject
event_time
event_time
2026-09-19T02:59:15.000Z
region
region
cn-hangzhou
etag
etag
3E6562E54F44F17ADB39924635EC9894
文本长度
text_length
2139
parsed_result
parsed_result
JSON
{
"basic_info": {
"name": "刘宸麟",
"gender": null,
"phone": "157-6836-2568",
"email": null,
"age": "30",
"birth_date": null,
"location": "湖南常德",
"work_years": "6.1"
},
"education": [
{
"school": "中南林业科技大学涉外学院",
"major": "电子信息工程",
"degree": "本科",
"graduation_year": "2020\/06"
}
],
"job_intention": {
"expected_position": "FPGA工程师, 嵌入式软件开发, 软硬件工程师",
"expected_salary": null,
"expected_city": null,
"availability": null
},
"skills": [
"Verilog",
"FPGA逻辑开发",
"以太网TCP\/IP协议",
"1588时间同步协议",
"IRIG-B码协议",
"CPRI接口",
"eCPRI接口",
"上变频DUC",
"下变频DDC",
"MIPI接口",
"AXI总线",
"PCIE",
"示波器",
"频谱仪",
"xilinx",
"安路",
"紫光同创",
"高云",
"复旦微",
"1G MACIP核调试",
"FreeRTOS",
"MCU嵌入式接口开发",
"C语言",
"GD32",
"stm32",
"瑞芯微"
],
"work_experience": [
{
"company": "深圳金信诺高新技术股份有限公司",
"position": "FPGA工程师",
"duration": "2020\/07 - 2023\/05",
"description": "1、高速接口调试和仿真(JESD204B接口、CPRI接口、eCPRI接口、以太网接口)。\n2、负责RRU基站频谱检测功能和TCP\/IP协议的逻辑开发和仿真。\n3、使用频谱仪、信号源等仪器测试RRU基站的性能指标。"
},
{
"company": "深圳市夏光时间技术有限公司",
"position": "FPGA工程师",
"duration": "2023\/06 - 2024\/02",
"description": "1、TSN项目中TCP\/IP协议和PCIE接口的逻辑开发和调试。\n2、以太网TCP\/IP协议数据报文签名字段CRC的逻辑开发和仿真。\n3、TSN项目1G和10G\/25G的乱序逻辑设计。\n4、TSN项目中TSN协议(QBV、QBU)的逻辑开发和调试。\n离职原因:裁员"
},
{
"company": "深圳市中科海信科技有限公司",
"position": "FPGA工程师",
"duration": "2024\/03 - 2026\/05",
"description": "1、负责AD7960芯片信号采集时序开发、傅里叶变换和IQ信号处理的开发。\n2、负责FPGA和MCU之间SPI总线开发。"
},
{
"company": "深圳市拓普瑞电子有限公司",
"position": "软硬件工程师",
"duration": "2026\/06 - 2026\/08",
"description": "硬件电路设计:(兆易GD32芯片)\n1、8路DAC芯片恒流输出和8路ADC数据采集电路设计。\n2、设计485接口电路。\n3、电源电路设计。\n嵌入式软件开发:\n1、国产GD32芯片开发8路ADC采集、8路SPI总线控制外部DAC恒流输出。\n2、开发modbus总线485通信,TTL电平串口、SPI总线、CAN总线、网口驱动。"
}
],
"project_experience": [
{
"name": "RRU基站项目",
"role": null,
"duration": null,
"description": "4路天线接收信号并完成射频处理,AD9025芯片完成中频信号模数转换。FPGA(ZYNQultrascale+)通过JESD204B接口采集AD9025芯片的数据,然后做数字中频处理(数字滤波、抽取),下边频到基带信号。基带信号通过光口传输至BBU做信号处理,同时BBU将基带信号输送至RRU完成数字上变频,然后通过JESD204B接口传输至AD9025芯片,经过射频处理,通过4路天线发射。"
},
{
"name": "TSN项目(网络测试仪器)",
"role": null,
"duration": null,
"description": "FPGA(ZYNQultrascale+)接收千兆网口和万兆网口的数据报文。TSN_1G\/10G\/25G板卡FPGA使用TCP\/IP协议并行处理网口进来的数据包,流量分析器对数据报文做TCP\/IP协议解析及分类处理成arp、ping、ptp、mpacket。根据数据链路层数据帧协议对数据包做分类处理,再根据流量ID号并行做32条流量数据的最大\/最小\/平均延时和最大\/最小\/平均抖动统计。延时抖动统计结果通过AXI_DMA传输至ARM。流量捕获器做数据报文的解析和过滤,通过AXI_DMA传输至ARM。同时,FPGA的流量发生器会通过TCP\/IP协议发送数据报文至网口\/光口。"
},
{
"name": "测距雷达项目",
"role": null,
"duration": null,
"description": "使用国产FPGA(安路)控制外部VCO发送调频连续波信号,FPGA通过串行接口采集AD7960信号,然后做傅里叶变换和最大频点选择,然后将频点通过SPI总线传输至MCU,MCU通过频点计算高度,将高度值通过RS422串口上传至上位机显示。"
}
],
"certifications": [],
"self_evaluation": null
}
output_key
output_key
parsed/resumes/1-6aadfa7c-15de45-1a30f3a9a850__widget_1704704635359_0.pdf.parsed.json
状态
status
success
error_message
error_message
无数据
raw_event
raw_event
JSON
{
"events": [
{
"eventName": "ObjectCreated:PutObject",
"eventSource": "acs:oss",
"eventTime": "2026-09-19T02:59:15.000Z",
"eventVersion": "1.0",
"oss": {
"bucket": {
"arn": "acs:oss:cn-hangzhou:1748673497100614:langbowei-static",
"name": "langbowei-static",
"ownerIdentity": "1748673497100614",
"virtualBucket": ""
},
"object": {
"deltaSize": 185134,
"eTag": "3E6562E54F44F17ADB39924635EC9894",
"key": "resumes\/1-6aadfa7c-15de45-1a30f3a9a850__widget_1704704635359_0.pdf",
"objectMeta": {
"mimeType": "application\/pdf"
},
"size": 185134
},
"ossSchemaVersion": "1.0",
"ruleId": "6ace21aabfd5f4f41034504922b3ff7128aa76bb"
},
"region": "cn-hangzhou",
"requestParameters": {
"sourceIPAddress": "172.16.0.125"
},
"responseElements": {
"requestId": "6AADFA83EB4D273530216456"
},
"userIdentity": {
"principalId": "300034963247836315"
}
}
]
}
创建时间
created_at
2026-09-19 11:01:08