简历解析
#1199
记录详情
1-6acd88ea-154d54-ea303562c0bf
success
2026-10-13 09:29:27
ID
id
1199
请求 ID
request_id
1-6acd88ea-154d54-ea303562c0bf
解析时间
parsed_at
2026-10-13 01:27:09
source_bucket
source_bucket
langbowei-static
源对象
source_object
resumes/1-6acd88ea-154d54-ea303562c0bf__widget_1704704635359_0.pdf
对象大小
object_size
261831
文件类型
file_type
pdf
姓名
name
潘笑洋
手机号
phone
17502365321
event_name
event_name
ObjectCreated:PutObject
event_time
event_time
2026-10-13T01:27:07.000Z
region
region
cn-hangzhou
etag
etag
17926FDEE17654A45E4C4760D2D9DC2C
文本长度
text_length
1955
parsed_result
parsed_result
JSON
{
"basic_info": {
"name": "潘笑洋",
"gender": "男",
"phone": "17502365321",
"email": "3247801727@qq.com",
"age": "26",
"birth_date": null,
"location": null,
"work_years": "2.6"
},
"education": [
{
"school": "重庆大学",
"major": "电子信息工程",
"degree": "本科",
"graduation_year": "2022\/06"
}
],
"job_intention": {
"expected_position": null,
"expected_salary": "面谈",
"expected_city": "深圳",
"availability": null
},
"skills": [
"Verilog",
"VHDL",
"Vivado",
"Quartus",
"Lattice",
"ModelSim",
"时序约束",
"时序收敛",
"逻辑资源优化",
"MIPI接口数据解包",
"异步FIFO跨时钟域设计",
"FPGA底层原语",
"硬核IP调用",
"TDC应用",
"锁区锁线",
"Xilinx Zynq平台PL\/PS协同开发",
"国产FPGA(安路PH1P35\/DR1系列)开发适配",
"Python",
"Matlab",
"AI辅助工程开发",
"PADS",
"电路原理图设计",
"布局布线",
"单片机",
"keil5",
"IAR",
"EMC",
"ESD",
"HTS"
],
"work_experience": [
{
"company": "速腾聚创科技有限公司",
"position": "激光雷达系统-FPGA开发工程师",
"duration": "2025\/03 - Present",
"description": "负责机械式激光雷达收发时序控制逻辑设计,覆盖24线至96线全系列机型,实现激光发射触发与多通道回波数据的高精度同步采集;负责MIPI接口数据解包(4数据Lane+1时钟Lane),完成多路串行数据的接收、缓存与拼接解析;负责点云数据流解析与前\/后处理算法的逻辑实现,完成私有数据包协议实现,完成组包,解包,光通信串行链路及SPI接口(PL-PS交互)功能实现,熟练掌握整机数据流调度传输;重构通信模块与解包\/打包模块间的跨时钟域架构:以异步FIFO队列替换原有逐bit打拍方案,显著改善时序收敛与代码可维护性;基于时序裕量评估实施缓存RAM复用与串行化设计,有效降低片上RAM资源占用;针对激光雷达测距需求,了解基于FPGA底层架构的TDC链设计,IOdelay特性与精调,走线锁定约束配置;基于XilinxZynq系列及国产安路PH1P35\/DR1系列FPGA完成开发与移植适配,负责整机软硬件联调与全硬件板卡工装开发。"
},
{
"company": "卡莱特云科技股份有限公司",
"position": "硬件岗-FPGA开发工程师",
"duration": "2024\/05 - 2025\/03",
"description": "负责LED显示屏接收卡FPGA程序定制开发,独立完成芯片驱动支持、热插拔、管脚映射等定制逻辑设计及私有协议修改;协助技术支持确认客户LED显示屏走线结构,完成走线描组设计,硬件问题排查。"
},
{
"company": "京东方科技集团",
"position": "器件集成设计岗",
"duration": "2022\/08 - 2024\/04",
"description": "独立完成多个车载LCD显示项目的驱动电路原理图设计、FPCA&PCBALayout、BOM整理与工程确认,产品均通过车载品质评价并顺利转量产;覆盖A-Si\/LTPS\/Oxide多种工艺、8.8~15.6寸多种尺寸,应用于BYD、理想、奇瑞等主机厂及Tier1项目;协助客户完成EMC、ESD、HTS等问题整改,熟悉相关实验环境搭建与测试条件要求。"
}
],
"project_experience": [
{
"name": "基于zynq7010实现的改进单脉冲方法测角",
"role": "课题参与者",
"duration": null,
"description": "参与课题研究,拿到中移物联网校企合作“MO”组开发大赛优秀奖。"
}
],
"certifications": [
"英语四级",
"英语六级",
"FPGA工程师(入门级)证书"
],
"self_evaluation": "通过英语四级、六级,多次取得综合奖学金,2020年TI杯重庆市大学生电子设计竞赛重庆市二等奖,十五届恩智浦智能车大赛取得校级二等奖。3年FPGA逻辑开发经验,历经激光雷达(速腾聚创)、LED显示控制(卡莱特)两大量产场景,另有近2年车载硬件设计经验(京东方)。熟悉XilinxZynq平台PL\/PS协同开发,具备国产FPGA(安路PH1P35\/DR1系列)移植适配经验。擅长高速接口数据解包、跨时钟域架构设计与时序\/资源优化,能独立完成从需求分析、逻辑设计到量产落地的全流程开发。"
}
output_key
output_key
parsed/resumes/1-6acd88ea-154d54-ea303562c0bf__widget_1704704635359_0.pdf.parsed.json
状态
status
success
error_message
error_message
无数据
raw_event
raw_event
JSON
{
"events": [
{
"eventName": "ObjectCreated:PutObject",
"eventSource": "acs:oss",
"eventTime": "2026-10-13T01:27:07.000Z",
"eventVersion": "1.0",
"oss": {
"bucket": {
"arn": "acs:oss:cn-hangzhou:1748673497100614:langbowei-static",
"name": "langbowei-static",
"ownerIdentity": "1748673497100614",
"virtualBucket": ""
},
"object": {
"deltaSize": 261831,
"eTag": "17926FDEE17654A45E4C4760D2D9DC2C",
"key": "resumes\/1-6acd88ea-154d54-ea303562c0bf__widget_1704704635359_0.pdf",
"objectMeta": {
"mimeType": "application\/pdf"
},
"size": 261831
},
"ossSchemaVersion": "1.0",
"ruleId": "6ace21aabfd5f4f41034504922b3ff7128aa76bb"
},
"region": "cn-hangzhou",
"requestParameters": {
"sourceIPAddress": "172.16.0.138"
},
"responseElements": {
"requestId": "6ACD88EB1B8BA836306DFDFD"
},
"userIdentity": {
"principalId": "300034963247836315"
}
}
]
}
创建时间
created_at
2026-10-13 09:29:27