{
    "basic_info": {
        "name": "Kyle",
        "gender": "男",
        "phone": null,
        "email": "15221149705@163.com",
        "age": "35",
        "birth_date": null,
        "location": null,
        "work_years": "7.0"
    },
    "education": [
        {
            "school": "西南科技大学",
            "major": "控制科学与工程",
            "degree": "硕士",
            "graduation_year": "2019"
        },
        {
            "school": "聊城大学",
            "major": "电子信息科学与技术",
            "degree": "本科",
            "graduation_year": "2015"
        }
    ],
    "job_intention": {
        "expected_position": "FPGA开发",
        "expected_salary": "25-50K",
        "expected_city": "上海",
        "availability": null
    },
    "skills": [
        "ASIC",
        "UVM",
        "FPGA",
        "STM32",
        "ZYNQ",
        "LTE",
        "5G NR",
        "PCIE",
        "UDP IP",
        "Verilog",
        "数字电路设计",
        "ASIC前端设计",
        "架构设计",
        "复位逻辑",
        "时钟网络",
        "算法实现",
        "时序控制",
        "AHB\/APB",
        "SPI\/UART\/I2C",
        "Serdes",
        "Verdi",
        "Spyglass",
        "DC",
        "Vivado",
        "Linux",
        "Perl",
        "Tcl",
        "代码覆盖率",
        "功能覆盖率",
        "综合优化",
        "低功耗设计",
        "静态时序分析",
        "Zynq平台",
        "单片机开发",
        "ADC\/DAC",
        "射频开关",
        "芯片校准",
        "数字上下变频",
        "多相滤波信道化",
        "FIR滤波器",
        "多率信号处理",
        "调制解调",
        "DDS",
        "FFT",
        "WIFI",
        "OFDM物理层",
        "图像处理算法",
        "Simulink",
        "Matlab"
    ],
    "work_experience": [
        {
            "company": "某精密仪器",
            "position": "FPGA开发",
            "duration": "2025\/11-Present",
            "description": "1，数字电路架构设计；2，ADC数据采集，信号处理，PCIE\/UDP数据传输；3，UVM验证关键模块；4，调试解决问题；5，培训新员工；"
        },
        {
            "company": "TCL实业控股股份有限公司",
            "position": "FPGA开发",
            "duration": "2025\/05-2025\/09",
            "description": "1，微架构设计与数传模块开发；2，配合原型机验证；3，劳务派遣，协助量产"
        },
        {
            "company": "某某军工\/某某半导体",
            "position": "FPGA开发",
            "duration": "2019\/07-2025\/04",
            "description": "1，FPGA算法实现；ASIC算法实现；2，数字电路系统的微架构设计；3，仿真，验证；"
        }
    ],
    "project_experience": [
        {
            "name": "泛智屏",
            "role": "Verilog实现",
            "duration": "2025\/05-2025\/09",
            "description": "1，微架构设计与数传模块开发；2，配合原型机验证；"
        },
        {
            "name": "精密仪器",
            "role": "Verilog实现",
            "duration": "2024\/10-2025\/04",
            "description": "精密测量仪器，原型样机的算法研究与开发。1，算法验证环境的搭建；2，数据采集和数据传输部分的FPGA开发；3，发明专利申请中；"
        },
        {
            "name": "传感器",
            "role": "Verilog实现",
            "duration": "2023\/08-2024\/09",
            "description": "时序控制与数字信号处理。（1）技术调研，simulink模型搭建，matlab编码仿真；（2）定点化处理，数字电路设计与验证，预研已完成；（3）2款芯片的数字电路设计与验证，以及FPGA调试；"
        },
        {
            "name": "4G\/5G",
            "role": "Verilog实现",
            "duration": "2022\/12-2023\/07",
            "description": "主要涉及 PHY 的基本模块开发，其功能与目标保密。（1）负责模块的详细文档设计，代码实现，覆盖率分析，综合优化，低功耗分析等工作；（2）调研双调排序算法，对信道参数的排序算法进行优化，减少计算时延；"
        },
        {
            "name": "5G加速器",
            "role": "Verilog实现",
            "duration": "2021\/03-2022\/11",
            "description": "软5G基带处理。（1）PUSCH信道的部分逻辑开发；（2）加速器 TXDFE 的微架构设计和逻辑开发，配合仿真验证和 FPGA 验证等；工作亮点：对 Farrow 滤波器进行深入研究，完成公式的逐步推导，RTL逻辑开发及验证；"
        },
        {
            "name": "4G通信设备",
            "role": "Verilog实现",
            "duration": "2019\/07-2021\/03",
            "description": "主要是4G 通信设备。（1） 时频同步\/PRACH 检测等模块的算法实现与验证；（2）FPGA PL侧环境搭建，AXI\/APB\/AHB总线接口的逻辑开发；"
        },
        {
            "name": "卫星XX收发一体设备",
            "role": "Verilog实现",
            "duration": "2016\/09-2019\/05",
            "description": "数采与数传项目。（1） ADC\/DAC芯片的性能调试和接口设计；（2） 正交下变频+拟合功率谱+信道能量检测；（3） 高速数据传输与存储（PCIE+DDR）；（4） 算法研究；工作亮点：主动承担GTX通信接口的设计工作，发现并解决时钟芯片的工作异常，并利用IBERT完成硬件检测。"
        }
    ],
    "certifications": [
        "英语六级",
        "计算机二级C"
    ],
    "self_evaluation": ""
}

{
    "events": [
        {
            "eventName": "ObjectCreated:PutObject",
            "eventSource": "acs:oss",
            "eventTime": "2026-10-17T06:19:35.000Z",
            "eventVersion": "1.0",
            "oss": {
                "bucket": {
                    "arn": "acs:oss:cn-hangzhou:1748673497100614:langbowei-static",
                    "name": "langbowei-static",
                    "ownerIdentity": "1748673497100614",
                    "virtualBucket": ""
                },
                "object": {
                    "deltaSize": 189775,
                    "eTag": "5CD8A801ACD7CDD06CECDA4A99A3A0CC",
                    "key": "resumes\/1-6ad31376-15bb47-aefef64f04be__widget_1704704635359_0.pdf",
                    "objectMeta": {
                        "mimeType": "application\/pdf"
                    },
                    "size": 189775
                },
                "ossSchemaVersion": "1.0",
                "ruleId": "6ace21aabfd5f4f41034504922b3ff7128aa76bb"
            },
            "region": "cn-hangzhou",
            "requestParameters": {
                "sourceIPAddress": "172.16.0.123"
            },
            "responseElements": {
                "requestId": "6AD313766B1AC53636B4C6C3"
            },
            "userIdentity": {
                "principalId": "300034963247836315"
            }
        }
    ]
}