{
    "basic_info": {
        "name": "刘向东",
        "gender": "男",
        "phone": "15720020281",
        "email": "lxd2512607830@163.com",
        "age": "27",
        "birth_date": null,
        "location": null,
        "work_years": "2.0"
    },
    "education": [
        {
            "school": "天津工业大学",
            "major": "计算机技术",
            "degree": "硕士",
            "graduation_year": "2024\/06"
        },
        {
            "school": "邢台学院",
            "major": "网络工程",
            "degree": "本科",
            "graduation_year": "2021\/06"
        }
    ],
    "job_intention": {
        "expected_position": "FPGA开发",
        "expected_salary": null,
        "expected_city": null,
        "availability": null
    },
    "skills": [
        "FPGA\/SoC系统开发",
        "Xilinx Zynq",
        "Kintex-7",
        "Zynq UltraScale+",
        "PS+PL协同设计",
        "DDR",
        "PCIe",
        "GT",
        "高速串口",
        "以太网",
        "LVDS",
        "RS-485",
        "Verilog",
        "SpinalHDL",
        "C语言",
        "Linux SDK",
        "PyTorch",
        "SpyGlass"
    ],
    "work_experience": [
        {
            "company": "北京航宇天穹科技有限公司",
            "position": "FPGA开发",
            "duration": "2024\/05 - Present",
            "description": "负责FPGA\/SoC系统开发，参与多个高速数据处理、图像传输、通信控制及国产化平台项目开发，完成FPGA逻辑设计、PS-PL数据交互、Linux SDK配置及高速通信链路调试等工作。"
        },
        {
            "company": "清华大学 senselab 实验室",
            "position": "verilog开发（实习）",
            "duration": "2022\/06 - 2024\/03",
            "description": "负责基于sram存算一体神经网络加速器的数字电路部分设计实现及验证，参与数模联合仿真、原型系统搭建及芯片测试。"
        }
    ],
    "project_experience": [
        {
            "name": "高速视频采集与压缩传输系统",
            "role": "FPGA设计",
            "duration": null,
            "description": "基于Xilinx Kintex-7 FPGA芯片开发。负责FPGA端的数据接收缓存以及与RK3588的PCIe通信。设计并实现SDI视频数据的缓存逻辑；基于Xilinx XDMA IP核实现与RK3588的PCIE通信，实现高带宽数据搬运。"
        },
        {
            "name": "多路压缩图像数据传输系统",
            "role": "ZYNQ PL设计",
            "duration": null,
            "description": "基于Xilinx Zynq-7020 SoC FPGA平台开发。负责PL端整体逻辑设计与实现；设计基于AXI的RegTable控制交互机制；实现PL端读取PS侧DDR图像数据逻辑；实现UDP图像数据的UART输出及TCP图像数据的LVDS高速发送；完成系统联调与数据链路稳定性验证。"
        },
        {
            "name": "光束控制高速数据处理器",
            "role": "zynq开发",
            "duration": null,
            "description": "基于Xilinx Zynq UltraScale+ ZU7EV与Zynq-7045开发。负责核心板DP显示模块设计与调试；负责核心板与扩展板之间GT高速通信链路的设计、调试；基于TCP实现CAN总线数据网络转发及DDR数据回读；使用C语言对SPGD算法迭代数据进行验证与辅助分析。"
        },
        {
            "name": "多传感器数据采集与传输系统",
            "role": "zynq pl开发",
            "duration": null,
            "description": "基于Xilinx Zynq-7020 SoC FPGA平台开发。完成串口图像接收逻辑，设计基于BRAM的循环缓存结构；基于RegTable实现PS-PL状态交互与写指针挂载；完成4路AXI UARTLite IP集成；参与PS端以太网通信联调及系统整体稳定性验证。"
        },
        {
            "name": "国产SoC FPGA Linux系统调试",
            "role": "zynq开发",
            "duration": null,
            "description": "基于复旦微FMQL45T900国产SoC FPGA平台开发。负责PS端嵌入式Linux系统构建与环境配置；基于官方Linux SDK完成系统镜像配置、编译与烧录；完成Device Tree修改及相关驱动配置；参与U-Boot、Kernel、RootFS构建；配合完成NVMe控制器与EMIO网口联调及性能测试。"
        },
        {
            "name": "基于sram存算一体神经网络加速器",
            "role": "verilog设计",
            "duration": null,
            "description": "基于ResNet-14神经网络模型。负责模拟阵列外围数字电路的设计与实现，包括SRAM的写入、读出及开关控制；使用Verilog模拟存算阵列行为，参与原型系统搭建；参与ResNet-14训练、量化，编写电路仿真器；将芯片挂载到Cortex-M4处理器上编写测试用例进行测试。"
        }
    ],
    "certifications": [],
    "self_evaluation": "工作积极认真，细心负责，善于在工作中提出问题、发现问题、解决问题，有较强的分析力；勤奋好学，踏实肯干，动手能力强，认真负责，有很强的社会责任感；坚毅不拔，吃苦耐劳，喜欢迎接新挑战。"
}

{
    "events": [
        {
            "eventName": "ObjectCreated:PutObject",
            "eventSource": "acs:oss",
            "eventTime": "2026-07-28T10:48:43.000Z",
            "eventVersion": "1.0",
            "oss": {
                "bucket": {
                    "arn": "acs:oss:cn-hangzhou:1748673497100614:langbowei-static",
                    "name": "langbowei-static",
                    "ownerIdentity": "1748673497100614",
                    "virtualBucket": ""
                },
                "object": {
                    "deltaSize": 1193907,
                    "eTag": "99CDAF285EDCFC9108E9A65FEA5992F7",
                    "key": "resumes\/1-6a68890a-15f3dc-c20061026477__widget_1704704635359_0.pdf",
                    "objectMeta": {
                        "mimeType": "application\/pdf"
                    },
                    "size": 1193907
                },
                "ossSchemaVersion": "1.0",
                "ruleId": "6ace21aabfd5f4f41034504922b3ff7128aa76bb"
            },
            "region": "cn-hangzhou",
            "requestParameters": {
                "sourceIPAddress": "172.16.0.154"
            },
            "responseElements": {
                "requestId": "6A68890A1B5F033138A822E9"
            },
            "userIdentity": {
                "principalId": "300034963247836315"
            }
        }
    ]
}