简历解析
#399
记录详情
1-6a68890b-156104-d9f74ec39c8f
success
2026-07-28 18:50:22
ID
id
399
请求 ID
request_id
1-6a68890b-156104-d9f74ec39c8f
解析时间
parsed_at
2026-07-28 10:48:45
source_bucket
source_bucket
langbowei-static
源对象
source_object
resumes/1-6a68890b-156104-d9f74ec39c8f__widget_1704704635359_0.pdf
对象大小
object_size
179614
文件类型
file_type
pdf
姓名
name
鲁博
手机号
phone
185-2730-9785
event_name
event_name
ObjectCreated:PutObject
event_time
event_time
2026-07-28T10:48:43.000Z
region
region
cn-hangzhou
etag
etag
DE9461B81CE6200D33DE31A142E26532
文本长度
text_length
1974
parsed_result
parsed_result
JSON
{
"basic_info": {
"name": "鲁博",
"gender": null,
"phone": "185-2730-9785",
"email": "2290102677@qq.com",
"age": "26",
"birth_date": null,
"location": "湖南长沙",
"work_years": "1.1"
},
"education": [
{
"school": "三峡大学",
"major": "电子信息专业",
"degree": "硕士",
"graduation_year": "2024\/06"
},
{
"school": "三峡大学",
"major": "光电信息科学与工程专业",
"degree": "本科",
"graduation_year": "2021\/06"
}
],
"job_intention": {
"expected_position": "FPGA工程师",
"expected_salary": null,
"expected_city": null,
"availability": null
},
"skills": [
"Verilog",
"Python",
"C",
"C++",
"Vivado",
"Vitis",
"TD",
"ISE",
"Modelsim",
"Matlab",
"Pycharm",
"PCB板电路焊接与电路测试",
"Altium Designer",
"Cadence",
"示波器",
"跨时钟域处理",
"图像\/视频处理",
"神经网络加速算法构建",
"复杂状态机设计",
"高速接口及协议",
"Chipscope\/ila"
],
"work_experience": [
{
"company": "威固信息技术(衢州)股份有限公司",
"position": "FPGA开发工程师",
"duration": "2024\/07 -- Present",
"description": "1. FPGA功能开发与测试:为某雷达信号处理系统设计高性能数据交换的FPGA程序,实现板间高速互联通信(srio、aurora)及上位机数据下发与回传(PCIE)。2. 图像\/视频处理算法开发与部署:主导设计yolo推理加速模块,进行模型量化、HLS设计及系统集成测试。3. FPGA加速卡测试与维护:添加flash功能,实现程序重构,进行接口通信测试、仿真验证及文档编写。4. CPLD功能开发与测试:设计电源管理模块,实现系统自启动及电池充放电、温度电压监控。"
},
{
"company": "威固信息技术(衢州)股份有限公司",
"position": "FPGA实习生",
"duration": "2023\/09 -- 2024\/06",
"description": "1. 图像和视频神经网络识别算法:使用hls构建yolo网络架构ip并部署,实现上位机和yolo模块的通信。2. FPGA加速卡验证与测试:了解加速卡功能及fpga程序,进行板块功能及性能测试。"
}
],
"project_experience": [
{
"name": "超弱光纤光栅解调仪研发",
"role": "研发人员",
"duration": null,
"description": "负责部分硬件功能调试与接口调试,实现串口与以太网通信,进行产品组装与软硬件测试。"
},
{
"name": "基于MPSoC的神经网络加速算法研究",
"role": "研究人员",
"duration": null,
"description": "通过MPSoC平台构建VGG16网络加速算法,包括数据读写、网络框架、仿真与测试;通过在ARM段获取以太网数据并存储在DDR中,再由自定义的AXI接口模块对DDR中的数据进行读取并将运算后的结果返回DDR储存。"
},
{
"name": "基于MPSoC的uwDAS声源定位研究",
"role": "硕士课题负责人",
"duration": "2021\/09 -- 2024\/06",
"description": "硕士课题研究项目。"
}
],
"certifications": [],
"self_evaluation": null
}
output_key
output_key
parsed/resumes/1-6a68890b-156104-d9f74ec39c8f__widget_1704704635359_0.pdf.parsed.json
状态
status
success
error_message
error_message
无数据
raw_event
raw_event
JSON
{
"events": [
{
"eventName": "ObjectCreated:PutObject",
"eventSource": "acs:oss",
"eventTime": "2026-07-28T10:48:43.000Z",
"eventVersion": "1.0",
"oss": {
"bucket": {
"arn": "acs:oss:cn-hangzhou:1748673497100614:langbowei-static",
"name": "langbowei-static",
"ownerIdentity": "1748673497100614",
"virtualBucket": ""
},
"object": {
"deltaSize": 179614,
"eTag": "DE9461B81CE6200D33DE31A142E26532",
"key": "resumes\/1-6a68890b-156104-d9f74ec39c8f__widget_1704704635359_0.pdf",
"objectMeta": {
"mimeType": "application\/pdf"
},
"size": 179614
},
"ossSchemaVersion": "1.0",
"ruleId": "6ace21aabfd5f4f41034504922b3ff7128aa76bb"
},
"region": "cn-hangzhou",
"requestParameters": {
"sourceIPAddress": "172.16.0.155"
},
"responseElements": {
"requestId": "6A68890BFB45A73135DF8AC1"
},
"userIdentity": {
"principalId": "300034963247836315"
}
}
]
}
创建时间
created_at
2026-07-28 18:50:22