简历解析详情

简历解析 #616

记录详情

返回列表
请求 ID
1-6a715b30-1517ea-8fa1e0950291
状态
success
创建时间
2026-08-04 11:25:11
ID id
616
请求 ID request_id
1-6a715b30-1517ea-8fa1e0950291
解析时间 parsed_at
2026-08-04 03:23:40
source_bucket source_bucket
langbowei-static
源对象 source_object
resumes/1-6a715b30-1517ea-8fa1e0950291__widget_1704704635359_0.pdf
对象大小 object_size
75744
文件类型 file_type
pdf
姓名 name
杨涛
手机号 phone
17720202285
event_name event_name
ObjectCreated:PutObject
event_time event_time
2026-08-04T03:23:37.000Z
region region
cn-hangzhou
etag etag
BC7EB14DE7011B1A240A475F45A4E0D6
文本长度 text_length
802
parsed_result parsed_result
JSON
{
    "basic_info": {
        "name": "杨涛",
        "gender": "男",
        "phone": "17720202285",
        "email": null,
        "age": "30",
        "birth_date": null,
        "location": null,
        "work_years": "4.6"
    },
    "education": [
        {
            "school": "长江大学",
            "major": "光电信息科学与工程",
            "degree": "本科",
            "graduation_year": "2017"
        }
    ],
    "job_intention": {
        "expected_position": "FPGA开发",
        "expected_salary": "35-45K",
        "expected_city": "深圳",
        "availability": null
    },
    "skills": [
        "Verilog",
        "SystemVerilog",
        "Xilinx",
        "Altera",
        "Modelsim",
        "时序与资源优化",
        "DP",
        "MIPI",
        "LVDS",
        "VBO",
        "UniPro PA",
        "M-PHY",
        "UFS 4.1\/5.0",
        "LCD显示数据处理",
        "RGB",
        "数据处理算法"
    ],
    "work_experience": [
        {
            "company": "武汉精测电子集团股份有限公司",
            "position": "FPGA工程师",
            "duration": "2022\/06 - Present",
            "description": "1. 负责已有PG产品FPGA模块维护与优化,熟悉DP、MIPI、LVDS、VBO等高速接口协议,完成接口调试、功能维护及问题定位。\n2. 参与UFS 4.1控制器开发,负责UniPro PA层及M-PHY接口相关功能实现与优化,完成FASTAUTO功能开发及高速链路波形优化,设备发送信号更标准。\n3. 参与UFS 5.0控制器开发,负责UniPro PA层功能设计与实现,实现TFS协议处理、数据组帧、数据对齐及分离等关键功能。\n业绩:JH8800设备成功交付,客户要求关键指标均达成。"
        },
        {
            "company": "深圳市纵维立方科技有限公司",
            "position": "FPGA工程师",
            "duration": "2019\/10 - 2022\/05",
            "description": "1. 负责光固化打印设备FPGA系统设计与开发,完成高速数据通路、显示接口及控制逻辑设计。\n2. 设计并实现LCD显示数据处理链路,包括图像数据接收、RAM缓存、数据调度及高速接口发送。\n3. 开发RGB、LVDS、MIPI等显示接口驱动,完成FPGA与显示模组之间的数据通信。\n4. 参与FPGA平台优化及打印质量提升,通过数据处理算法优化抗锯齿效果,实现多通道UV光源检测及校正功能。"
        }
    ],
    "project_experience": [],
    "certifications": [],
    "self_evaluation": "熟练掌握Verilog语言,熟悉SystemVerilog语法;熟悉Xilinx和Altera的开发流程;熟练使用Modelsim进行仿真;有丰富的时序与资源优化理解与经验。"
}
output_key output_key
parsed/resumes/1-6a715b30-1517ea-8fa1e0950291__widget_1704704635359_0.pdf.parsed.json
状态 status
success
error_message error_message
无数据
raw_event raw_event
JSON
{
    "events": [
        {
            "eventName": "ObjectCreated:PutObject",
            "eventSource": "acs:oss",
            "eventTime": "2026-08-04T03:23:37.000Z",
            "eventVersion": "1.0",
            "oss": {
                "bucket": {
                    "arn": "acs:oss:cn-hangzhou:1748673497100614:langbowei-static",
                    "name": "langbowei-static",
                    "ownerIdentity": "1748673497100614",
                    "virtualBucket": ""
                },
                "object": {
                    "deltaSize": 75744,
                    "eTag": "BC7EB14DE7011B1A240A475F45A4E0D6",
                    "key": "resumes\/1-6a715b30-1517ea-8fa1e0950291__widget_1704704635359_0.pdf",
                    "objectMeta": {
                        "mimeType": "application\/pdf"
                    },
                    "size": 75744
                },
                "ossSchemaVersion": "1.0",
                "ruleId": "6ace21aabfd5f4f41034504922b3ff7128aa76bb"
            },
            "region": "cn-hangzhou",
            "requestParameters": {
                "sourceIPAddress": "172.16.0.141"
            },
            "responseElements": {
                "requestId": "6A715B39C050393936732BD3"
            },
            "userIdentity": {
                "principalId": "300034963247836315"
            }
        }
    ]
}
创建时间 created_at
2026-08-04 11:25:11