{
    "basic_info": {
        "name": "申合国",
        "gender": "男",
        "phone": "13662231845",
        "email": "656692959@qq.com",
        "age": "39",
        "birth_date": null,
        "location": null,
        "work_years": "16.0"
    },
    "education": [
        {
            "school": "南华大学",
            "major": "自动化",
            "degree": "本科",
            "graduation_year": "2010"
        }
    ],
    "job_intention": {
        "expected_position": "FPGA开发",
        "expected_salary": "30-35K",
        "expected_city": "深圳",
        "availability": null
    },
    "skills": [
        "xilinx A7 zynq",
        "Altera",
        "国产紫光FPGA",
        "TI GPMC",
        "CSI",
        "MIPI",
        "PCIE",
        "FPGA图像处理",
        "ISP算法及处理pipeline",
        "Quartus",
        "Vivado",
        "PDS",
        "verilog",
        "testbench",
        "ILA",
        "modelsim",
        "SDRAM",
        "DDR3",
        "Flash",
        "AXI",
        "SPI",
        "UART",
        "RS485",
        "I2C",
        "UDP",
        "SDIO",
        "RGMII",
        "示波器",
        "逻辑分析仪",
        "C语言",
        "模拟电路",
        "数字电路",
        "STM32处理器驱动开发",
        "RTOS实时操作系统(uCOS)",
        "多任务程序开发和调试",
        "Linux设备驱动框架",
        "基于设备树的Linux驱动开发",
        "英语CET6"
    ],
    "work_experience": [
        {
            "company": "深圳市美祥生物医疗科技有限公司",
            "position": "FPGA开发",
            "duration": "2022\/04 - Present",
            "description": "负责图像处理ISP算法研究及FPGA实现，搭建图像处理pipeline并优化算法；负责血液分析IVD设备高速数据FPGA采集、信号处理及传输；负责IVD设备电机及外设控制；进行ARM驱动及单片机（裸机及RTOS）软件开发；负责产品设计辅助工具平台开发及技术平台规划。"
        },
        {
            "company": "深圳市迈步机器人科技有限公司",
            "position": "FPGA开发",
            "duration": "2018\/06 - 2022\/03",
            "description": "负责机器人柔性驱动底层基于Altera FPGA逻辑框架、信号接口及链路设计；负责FPGA逻辑代码实现与调试；与嵌入式工程师确定上层通信协议及硬件方案；协助联调实现PID驱动控制；负责编码器、力矩传感器等外设数据采集模块FPGA驱动逻辑编写。"
        },
        {
            "company": "深圳邦彦技术有限公司",
            "position": "FPGA开发",
            "duration": "2016\/04 - 2018\/06",
            "description": "负责AT机箱BMC管理软件嵌入式开发维护及系统联调；参与视频话务系统新方案预研，基于Xilinx ZYNQ FPGA实现摄像头视频采集、格式转换及UDP上传；负责通信机箱监管、控制及告警MCU软件编程和视频会议FPGA逻辑编程。"
        },
        {
            "company": "深圳北海轨道交通技术有限公司",
            "position": "单片机软件工程师",
            "duration": "2013\/04 - 2016\/04",
            "description": "负责车厢本地控制单元LCU模块及地铁PIS系统动态地图的嵌入式软件开发与维护；负责基于STM32单片机在线升级软件调试；协助测试系统搭建、DEBUG及现场安装调试技术支持。"
        },
        {
            "company": "深圳市大富科技股份有限公司",
            "position": "单片机软件工程师",
            "duration": "2010\/07 - 2013\/03",
            "description": "负责基站射频合路器管理、双工器信号控制的嵌入式软件开发；负责基站射频网络产品嵌入式软件测试及产线测试协助；编写开发文档及维护代码。"
        }
    ],
    "project_experience": [
        {
            "name": "血液分析IVD设备图像处理与高速数据采集项目",
            "role": "FPGA开发",
            "duration": "2022\/04 - Present",
            "description": "负责图像处理ISP算法研究及FPGA实现，搭建图像处理pipeline并优化各环节算法（涉及BLC、BPC、LSC、AWB、3DNR等）；负责血液分析IVD设备高速数据FPGA采集、信号滤波\/识别\/编码\/传输；负责IVD设备电机及外设控制。"
        },
        {
            "name": "机器人柔性驱动底层FPGA逻辑开发项目",
            "role": "FPGA开发",
            "duration": "2018\/06 - 2022\/03",
            "description": "负责机器人柔性驱动底层基于Altera FPGA逻辑框架、信号接口及链路设计；负责FPGA逻辑代码实现与调试；协助联调实现PID驱动控制；负责绝对\/增量编码器、力矩传感器等外设数据采集模块FPGA驱动逻辑编写。"
        },
        {
            "name": "视频话务系统及AT机箱BMC管理软件项目",
            "role": "FPGA开发\/嵌入式软件开发",
            "duration": "2016\/04 - 2018\/06",
            "description": "负责AT机箱BMC管理软件嵌入式开发维护及系统联调；参与视频话务系统新方案预研，基于Xilinx ZYNQ FPGA实现摄像头视频采集、格式转换及UDP上传；负责通信机箱监管、控制及告警MCU软件编程和视频会议FPGA逻辑编程。"
        },
        {
            "name": "地铁PIS系统及车厢LCU模块开发项目",
            "role": "单片机软件工程师",
            "duration": "2013\/04 - 2016\/04",
            "description": "负责车厢本地控制单元LCU模块及地铁PIS系统动态地图的嵌入式软件开发与维护；负责基于STM32单片机在线升级软件调试；协助测试系统搭建、DEBUG及现场安装调试技术支持。"
        },
        {
            "name": "基站射频产品嵌入式软件开发项目",
            "role": "单片机软件工程师",
            "duration": "2010\/07 - 2013\/03",
            "description": "负责基站射频合路器管理、双工器信号控制的嵌入式软件开发；负责基站射频网络产品嵌入式软件测试及产线测试协助；编写开发文档及维护代码。"
        }
    ],
    "certifications": [
        "CET6"
    ],
    "self_evaluation": "熟悉xilinx A7 zynq、Altera、国产紫光FPGA；熟悉TI GPMC、CSI、MIPI、PCIE等高速接口；熟悉FPGA图像处理、ISP算法及处理pipeline；熟悉Quartus、Vivado、PDS等FPGA开发软件；熟练掌握verilog描述语言及testbench、ILA、modelsim等调试手法；熟悉SDRAM、DDR3、Flash、AXI、SPI、UART、RS485、I2C、UDP、SDIO、RGMII等通讯协议及驱动开发；熟悉使用示波器、逻辑分析仪；精通C语言，熟悉模拟电路和数字电路；熟悉STM32处理器驱动开发、RTOS实时操作系统(uCOS)、多任务程序开发和调试；熟悉Linux常见设备驱动框架及基于设备树的Linux驱动开发；具备较好的英语听说读写能力(CET6)。"
}

{
    "events": [
        {
            "eventName": "ObjectCreated:PutObject",
            "eventSource": "acs:oss",
            "eventTime": "2026-08-20T03:35:30.000Z",
            "eventVersion": "1.0",
            "oss": {
                "bucket": {
                    "arn": "acs:oss:cn-hangzhou:1748673497100614:langbowei-static",
                    "name": "langbowei-static",
                    "ownerIdentity": "1748673497100614",
                    "virtualBucket": ""
                },
                "object": {
                    "deltaSize": 124856,
                    "eTag": "0359ACFE7839C62A7CF6FE9201E9A154",
                    "key": "resumes\/1-6a8675fb-15f061-6d5db2edeea4__widget_1704704635359_0.pdf",
                    "objectMeta": {
                        "mimeType": "application\/pdf"
                    },
                    "size": 124856
                },
                "ossSchemaVersion": "1.0",
                "ruleId": "6ace21aabfd5f4f41034504922b3ff7128aa76bb"
            },
            "region": "cn-hangzhou",
            "requestParameters": {
                "sourceIPAddress": "172.16.0.120"
            },
            "responseElements": {
                "requestId": "6A867602A3E9503038A25876"
            },
            "userIdentity": {
                "principalId": "300034963247836315"
            }
        }
    ]
}